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Timing Uncertainty in 3-D Clock Trees Due to
Process Variations and Power Supply Noise
Hu Xu, Vasilis F. Pavlidis, Xifan Tang, Wayne Burleson, and Giovanni De Micheli
Abstract— Clock distribution networks are affected by dif-
ferent sources of variations. The resulting clock uncertainty
significantly affects the frequency of a circuit. To support this
analysis, a statistical model of skitter, which consists of clock
skew and jitter, for 3-D clock trees is introduced. The effect
of skitter on both the setup and hold time slacks is modeled.
The variation of skitter is shown to be underestimated up to
36% if process variations and dynamic power supply noise are
considered separately, which highlights the importance of this
unified treatment. Potential scenarios of supply noise in 3-D
integrated circuits (ICs) are investigated. 3-D circuits generated
from industrial benchmarks are simulated to show the skitter
under these scenarios. The mean and standard deviation of skitter
can vary up to 60% and 51%, respectively, due to the different
amplitudes and phases of supply noise. The tradeoff between
skitter and the power consumed by clock trees is also shown. A
set of guidelines are presented to decrease skitter in 3-D ICs. By
applying these guidelines to industrial benchmarks, simulations
show a decrease in the mean skitter up to 31%.
Index Terms— 3-D ICs, clock jitter, clock skew, clock tree,
power supply noise, process variations, skitter.
I. INTRODUCTION
IN VERY deep submicrometer integrated circuits, clockdistribution networks are significantly affected by differ-
ent sources of variations, such as static process variations,
dynamic voltage, and thermal variations [1]. The resulting
clock uncertainty due to these variations consists of clock
skew and jitter. These uncertainties can severely constrain the
highest clock frequency of a circuit. In addition, the design of
robust clock distribution networks requires a comprehensive
analysis and proper mitigation of these variations.
3-D integration emerges as a promising solution to alleviate
the increasing interconnect delay and to enhance the density
of devices in modern integrated circuits [2]. Multiple planar
circuits (tiers) with different technologies can be vertically
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stacked, which complicates the variation analysis for 3-D
circuits. The effect of process variations in 3-D integrated
circuits (ICs) has been discussed for both datapaths [3], [4]
and clock distribution networks [5]–[8]; the latter is the focus
of this paper. Process variations are modeled as die-to-die
(D2D) and within-die (WID) variations [9]. Transistors and
interconnects within one die are uniformly affected by the
same D2D variations. WID variations, nevertheless, affect
these devices both randomly and systematically [10]. Since
clock paths span more than one tier in 3-D ICs, the process
variability of clock distribution networks differs from 2-D ICs
[5]–[8]. Dissimilar to 2-D ICs, 3-D clock distribution networks
are affected by D2D variations from more than one tier. This
situation complicates the analysis of process variations in 3-D
clock paths and the distribution of clock paths among tiers
significantly affects the statistical skew variations.
The fluctuation of supply voltage, called power supply
noise, is another source of variations. This supply noise sig-
nificantly affects the electrical characteristics of clock buffers
[1]. The effect of power supply noise on 2-D clock distribu-
tion networks has been investigated in [11]–[13]. The effect
of power supply noise on 3-D clock distribution networks,
however, has not been adequately explored.
For 3-D ICs, different power distribution networks (PDNs)
have been investigated. A 3-D PDN similar to a 2-D network
is implemented in [14], while 3-D PDNs with different char-
acteristics among tiers are discussed in [15]. The effect of
this different power supply noise on the timing uncertainty of
3-D clock distribution networks, however, remains unclear.
The change of the clock uncertainty with both the different
characteristics of supply noise and process variations is inves-
tigated in this paper.
In most of the previous works, the effect of process
variations and power supply noise is discussed separately
in terms of skew and jitter. Clock skew, the difference in
delay among clock paths, is considered to be significantly
affected by process variations and is well modeled for 2-D ICs
[10], [16]. A model of process-induced skew in 3-D clock trees
is proposed in [5]. The other constituent of clock uncertainty
is clock jitter, which is the deviation of the edge of clock
signal from the ideal temporal occurrences. Clock jitter can
be described in three ways: period jitter, cycle-cycle jitter,
and phase jitter (or time interval error) [1]. Period jitter is
the difference between the measured clock period and the ideal
period, which is the most explicit description of the clock jitter
within a circuit. Jitter is produced by the phase-locked loop
(PLL) and the clock distribution network. PLL jitter can be
mitigated by careful PLL design [17]. The jitter produced in
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clock distribution networks is mainly due to the power supply
noise on the clock buffers [18]. The effect of the power supply
noise on period jitter in 2-D ICs is analyzed in [11] and [13],
while to the best of authors’ knowledge, this paper discusses
period jitter in 3-D ICs for the first time.
Nevertheless, clock distribution networks are simultane-
ously affected by process variations and power supply noise.
For 2-D ICs, a statistical timing analysis method considering
process variations and power supply noise is proposed in [19],
where full-chip simulations are required to obtain the distri-
bution of power supply noise. Moreover, the effect of these
variations on clock distribution networks is not adequately
explored. The combination of skew and jitter, “skitter,” is
introduced in [20] to model the co-effect of all sources of
variations on clock distribution networks, while no closed-
form formula is given to model the distribution of skitter.
A subcircuit is designed to measure the skitter in [20], which
can be utilized to mitigate undesired skitter during operation
[21]. If the skitter is high, frequent recovery, and adaptation
procedures have to be executed to correctly transfer data.
Moreover, these architectural procedures cannot be used for
each pair of clock sinks. Consequently, by better under-
standing the behavior of skitter, this component of clock
uncertainty can be mitigated through the proper design of
clock distribution networks. In addition, the overhead of the
adaptive circuits and architectural procedures can be reduced.
A simplified model for skitter in 2-D ICs is proposed in [22],
where only the uniform D2D variations and supply noise are
considered.
The combined effect of process variations and dynamic
power supply noise on 3-D clock distribution networks has
not been explored, although clock skew and jitter need to be
treated cohesively. Consequently, both theoretical insight and
practical design issues on this effect are presented in this paper.
The main contributions of this paper are as follows.
1) A statistical model for skitter consisting of skew and
jitter is proposed for 3-D clock trees.
2) The skitter is investigated under different scenarios of
dynamic power supply noise in 3-D ICs. Simulations
on industrial benchmarks show that separately treating
process variations and supply noise can significantly
underestimate the clock uncertainty.
3) The tradeoffs among skitter and power are presented.
The allocation of buffers among tiers is also investigated,
where the effect of the third physical dimension in
timing uncertainty is described.
4) Based on the observed behavior, a set of design guide-
lines are presented to mitigate skitter in 3-D clock
distribution networks. Case studies are presented to
illustrate the efficiency of these guidelines in the design
process of 3-D clock distribution networks.
The remainder of this paper is organized as follows.
A methodology to obtain the delay variation of a buffer
stage is presented in the following section. A statistical model
to describe the skitter in 3-D clock trees is presented in
Section III. Simulation results and discussions are presented
in Section IV. The skitter is analyzed under different scenarios
of power supply noise in a 3-D circuit. The necessity of
simultaneously considering skew and jitter is demonstrated.
The tradeoff between skitter and power consumption follows.
In Section V, related design guidelines are proposed to mit-
igate skitter, lowering the complexity and/or the number of
circuits required to adapt clock frequency to prevent from
timing failures. Case studies on 3-D ICs generated from
industrial benchmarks are also presented. The conclusions are
drawn in Section VI.
II. DELAY VARIATION OF A BUFFER STAGE
The distribution of the delay of a buffer stage is modeled in
this section. The delay of a buffer stage d consists of the delay
of the buffer db and the interconnect [horizontal wire and/or
through silicon via (TSV)] dI. The variation of d is a random
variable affected by both process variations and power supply
noise.
A. Delay Variation Due to Process Variations
Since the variation of parameters due to process variations
is typically within a small range, the delay of a buffer stage
considering the parameter variations can be approximated by
the first order Taylor expansion [23]
d(tr, P, Clw) = db(tr, P, Clb) + dI( P, Clw)
≈ d +
∑
p∈ P
(
∂d
∂p
∣∣∣∣
0
p
)
. (1)
The input slew of this buffer stage is denoted by tr . The
capacitive load seen at the output of the buffer and wire is
denoted by Clb and Clw, respectively. The nominal delay is
d and the subscript “0” denotes the partial derivative with
nominal parameters. The set of parameters affected by process
variations is denoted by P . Each parameter is modeled by
a random variable. For instance, if the variation of channel
length of three buffers is considered, P is {Lb,1, Lb,2, Lb,3}.
The variation of a parameter p consists of WID and D2D
variations
p = pWID + pD2D (2)
where pD2D is consistent among buffers (interconnects)
within the same die, while pWID varies among the com-
ponents within the same die [9]. The partial derivatives in (1)
are determined by
∂d
∂p
= ∂db
∂ tr
∂ tr
∂p
+ ∂db
∂Clb
∂Clb
∂p
+ ∂db
∂p
+ ∂dI
∂Clw
∂Clw
∂p
+ ∂dI
∂p
. (3)
The partial derivatives in (3) are determined by the expres-
sions of db and dI. The expression of db(tr, P , Clb) can be
obtained through analytic formulas [24] or adjoint sensitivity
analysis with SPICE-based simulations [23]. To achieve higher
accuracy, the latter is used in this paper. For horizontal
wires, the expression of dI( P, Clw) is determined by the RLC
interconnect model proposed in [25] and [26].
The variations introduced by TSVs have been discussed in
[7] and [8], where the TSV stress-induced delay variation of
buffers is well modeled. In this paper, the keep-out-zone of
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Fig. 1. Simplified circuit used to simulate the global resonant power supply noise.
TSVs is assumed to be large enough (≤10 μm [8], [27])
to mitigate the effect of TSV stress. Consequently, TSVs are
modeled as RLC wires with different electrical characteristics
from the horizontal interconnects.
B. Power Supply Noise in 3-D ICs
In addition to process variations, the power supply noise
also affects the variation of buffer delay. The applied supply
voltage Vdd is determined by the supply noise v, Vdd =
Vdd0 + v. To efficiently model the power supply noise in
a 3-D IC, the following points are considered.
1) High-Frequency Power Supply Noise: The power supply
noise with high frequency (>5 GHz) is due to fast current
transients of local devices [28], e.g., caused by clock edges.
This high-frequency noise tends to remain highly localized
due to the small high-frequency inductive current loops, the
frequent return paths provided by power rails, and the fast
energy dissipation by the parasitic RLC of the power grid.
High-frequency current lasts for only a short time and will
be transformed to a low-frequency noise determined by die–
package interaction similar to the resonant noise [28].
2) Mid-Frequency Power Supply Noise: Although high-
frequency power supply noise is extremely localized and
quickly diminishes, the mid-frequency power supply noise
(1–2 GHz) caused by mid-low frequency transients affects the
performance of neighboring gates [28]. This mid-frequency
supply noise will also be transformed to low-frequency res-
onant noise. Nevertheless, the duration of the mid-frequency
noise is longer than the high-frequency noise.
High- and mid-frequency power supply noise can be directly
described by random variables with probabilistic formulations,
as modeled in [29]. These random variables can be directly
included in P in (1). To obtain the distribution of these
variables, the switching activity of all the cells is required.
Afterwards, a full-chip transient simulation of the PDN is
performed to determine the temporal and spatial change of
the power supply noise. Moreover, both the high- and mid-
frequency supply noise can be significantly reduced by RC
filters [30] distributed across the chip. Consequently, the focus
of this paper is mainly on the low-frequency and long lasting
supply noise.
3) Low-Frequency Power Supply Noise: Low-frequency
power supply noise (lower than hundreds of MHz) is deter-
mined by the die-level resonant supply noise [11], [30]. This
noise is typically stimulated by the simultaneous switching
of large number of transistors, e.g., a wakeup operation.
This resonant supply noise globally affects each tier [13],
[15], [28], [30], [31]. A simplified model used to simulate the
resonant supply noise in a complete 3-D PDN is illustrated in
Fig. 1 [13], [15], [30], [31]. A three-tier circuit is shown in
this figure. The power/ground (P/G) signal is supplied from
the voltage regulator module (VRM), through the board and
package to the circuit.
Resistances and inductances are denoted by R and L,
respectively, and are assumed to be the same for both the
power and ground paths. The VRM, the board, the package,
and the third, the second, and the first tiers are denoted
by the subscripts v, b, p, 3, 2, and 1, respectively. These
notations are shown along with the elements of the power
path while the corresponding values are depicted along the
ground path. The decoupling capacitors are denoted by C ,
while the equivalent series resistance and inductance of these
capacitors are denoted by ESR and ESL, respectively. The
transient currents in different tiers are denoted by current
sources I . The resistance and inductance of TSVs are denoted
by Rt and L t, respectively.
The resonant supply noise seen by different tiers cor-
responding to a wakeup operation (i.e., in this context a
significant current demand) is illustrated in Fig. 2(a). Due
to the decoupling capacitors at different levels, three voltage
droops with different resonant frequencies can be seen in
each waveform of resonant supply noise [13]. These voltage
droops are determined by the supply impedance of the PDN
at different frequencies, as illustrated in Fig. 2(b). The supply
impedance at different frequencies is determined by the RLC
characteristics of the PDN.
1) The first droop of the resonant supply noise: this droop
of resonant noise is mainly determined by the LC tank
formed between the package inductance and the on-
chip capacitance. Due to the limited number of on-chip
decoupling capacitors, the first droop is typically the
worst resonant supply noise and the major concern for
a PDN [11]–[13], [28]. The frequency of the first droop
of the supply noise is typically between tens of MHz
and 400 MHz [11].
Note that in some works, the first droop of power supply
noise denotes the high- or mid-frequency power supply
noise [28]. As previously mentioned, this supply noise
affects a circuit locally. To avoid confusion, the first
droop of resonant supply noise refers to the global
resonant noise determined by the package inductance
and on-chip capacitance in the following context.
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First droop 
Second droop 
Third droop 
(b)
(a)
Fig. 2. Resonant power supply noise in 3-D ICs, where (a) and (b) are
the resonant supply noise and the impedance of the PDN in different tiers,
respectively.
2) The second droop of the resonant supply noise: this
droop is determined by the package and board decou-
pling capacitors. The second droop is much smaller and
slower than the first droop due to larger decoupling
capacitors in the package.
3) The third droop of the resonant supply noise: this droop
is determined by the board decoupling capacitors. Since
large capacitors can be used on the board, the third droop
can be efficiently mitigated although it lasts for a long
time [13].
If there is no decoupling capacitance in the package, two
main droops will be seen in the waveform of the power
supply noise. Since the first droop of the resonant supply
noise is typically the deepest, it is the main focus in this
paper. Consequently, “resonant supply noise” refers to the first
droop of the resonant supply noise in the following context for
simplicity.
The damped sinusoidal waveform can be used to describe
the worst resonant noise [11]–[13]. Assuming a clock edge
arrives at the source of a clock path at time zero, t j is the
time when this clock edge arrives at buffer j . The supply
noise to buffer j at time t j can be expressed as
v(t j ) = Vne−t j sin(2π fnt j + φ) (4)
t j =
j−1∑
i=1
di . (5)
The clock frequency is much higher than the resonant noise
frequency and the clock path delay is, typically, lower than the
TABLE I
FOUR CASES OF SWITCH CURRENT WITHIN A THREE-TIER CIRCUIT
Case cur1 cur2 cur3 cur4
I1 [A] 0 10 20 40
I2 [A] 20 20 20 20
I3 [A] 40 30 20 0
Fig. 3. Amplitude and frequency of the resonant noise versus switching
current in different tiers.
period of the resonant noise. Due to the deep voltage drop, the
first period of the resonant noise causes the worst clock jitter
[11]. Consequently, to investigate the effect of the worst supply
noise on clock distribution networks, (4) can be approximated
by an undamped sinusoidal waveform [11]
v(t j ) ≈ Vn sin(2π fnt j + φ). (6)
According to (1) and (5), di , t j , and v(t j ) are all random
variables. Since t j is low as compared with t j , v(t j ) can
also be approximated by the first order Taylor expansion
v(t j ) 7 = v(t j ) + v(t j ) ≈ v(t j ) + ∂v(t j )
∂ t j
∣∣∣∣
0
t j (7)
v(t j ) ≈ 2πVn fn cos(2π fnt j + φ)
j−1∑
i=1
di . (8)
The amplitude Vn and frequency fn are determined by
the switch current and the characteristics of the circuits. The
initial phase φ is the phase of the resonant noise when the
investigated clock edge arrives at the source of the clock path.
4) Resonant Noise Versus On-Chip Current: In 3-D ICs, the
current dissipated by the tiers can differ due to the different
numbers and sizes of devices. The amplitude and the frequency
of the resonant supply noise change with the current within
different tiers. The resonant noise corresponding to four cases
of switching current is simulated for the PDN shown in Fig. 1.
These switching currents are listed in Table I. The pulse width
and the rise and fall time of the switching current are all 1 ns.
The resulting Vn and fn are reported in Fig. 3.
As illustrated in Fig. 3, different current distribution intro-
duces nonnegligible difference in Vn among tiers (Vn). Both
the different IR-drop and resonance impedance among tiers
contribute to this Vn. The resonant frequency is similar
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Fig. 4. Resonant supply noise and IR-drop versus total resistance of TSVs.
among tiers ( fn ≤ 3 MHz) and does not change significantly
with the current.
5) Resonant Noise Versus Resistance of TSVs: The electrical
characteristics of TSVs depend on the manufacturing technol-
ogy [32], [33]. The change of the power supply noise with
the total resistance of TSVs (Rtsv) is illustrated in Fig. 4. In
this figure, the amplitude and frequency of the overall supply
noise are denoted by V3–V1 and f3–f1, respectively. The DC
IR-drop is denoted by V3_dc–V1_dc. Since the resonant noise
is stimulated by a current pulse, the effect of IR-drop is also
included in V3–V1.
Larger Rtsv introduces higher IR-drop to the first and second
tiers. In the third tier, the DC IR-drop is not affected by
Rtsv, since this tier is directly connected to the package (see
Fig. 1). Nevertheless, higher Rtsv decreases the quality factor
(Q factor) of the circuit in resonance, which decreases the
amplitude of the resonance. Consequently, Vn in the third tier
decreases with Rtsv.
In the first and second tiers, Vn is determined by both
the resonance and the IR-drop. Consequently, V2 and V1
increase with Rtsv due to the significantly increased IR-drop.
Nevertheless, the increase in V2 and V1 is not as high as the
increase in the DC IR-drop due to the lower Q factor.
6) Resonant Noise Versus Number of Tiers: The resonant
noise for different number of tiers in a 3-D IC is plotted in
Fig. 5. The switch current and on-die capacitance are assumed
identical for all tiers. As shown in Fig. 5, Vn between the
bottom and top tiers increases with the number of tiers. As
more dies are vertically stacked, the difference in resonant
noise among tiers increases.
C. Delay Variation Simultaneously Considering Process
Variations and Power Supply Noise
According to (1), the delay variation d is also affected
by the input slew tr , which is determined by the previous
buffer stage. Considering the effect of v and tr on d ,
the delay variation of the j th buffer stage can be modeled as
d j ≈
∑
p∈ Pj
(
∂d j
∂p
∣∣∣∣
0
p
)
+ ∂d j
∂v
∣∣∣∣
0
v(t j )+ ∂d j
∂ tr
∣∣∣∣
0
tr j . (9)
The set of statistical parameters of the j th buffer stage is
denoted by Pj , which is a subset of the entire parameter set,
Fig. 5. Resonant noise versus the number of tiers.
clock
input
FF1
FF2
n1
n2 logic gates
n3
n4
TSV
TSV
Tier 2 Tier 1
clk1
clk2
clk1
clk2
t1
T1
T2S1,2
T1,2
t2
t1' t2'
(a)
(b)
Fig. 6. Clock uncertainty between 3-D clock paths. (a) Two paths and
flip-flops. (b) Corresponding clock signals.
Pj ⊆ P . The input slew of the j th buffer stage tr j can be
determined similar to (9)
trj ≈
∑
p∈ Pj
(
∂ tr j
∂p
∣∣∣∣
0
p
)
+ ∂ tr j
∂v
∣∣∣∣
0
v(t j−1)
+ ∂ tr j
∂ tr j−1
∣∣∣∣
0
tr j−1. (10)
Substituting (8) and (10) into (9), d j can be recursively
determined considering both process variations and power
supply noise. The coefficients in (9) and (10) are obtained
through adjoint sensitivity analysis as previously mentioned.
The resulting expression (9) is used to determine skitter in the
following section.
III. MODEL OF SKITTER IN 3-D CLOCK TREES
The definition of the clock skew, period jitter, and skitter
in this paper is illustrated in Fig. 6. The clock signal is
fed into the 3-D clock tree from the primary clock driver.
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Two flip-flops are driven by this clock signal, denoted as FF1
and FF2, respectively.
The waveforms clk1 and clk2 in Fig. 6(b) correspond to the
clock signal driving FF1 and FF2, respectively. The time where
the first rising edge in Fig. 6(b) arrives at the clock input is
defined as the origin. The time when this edge arrives at FF1
and FF2 is, respectively, denoted by t1 and t2. The arrival time
of the next rising edge is t ′1 and t ′2. The numbers of buffers
from the clock input to FF1 and FF2 are denoted by n1 + n2
and n3 + n4, respectively. The skew between the first edge of
clk1 and clk2 is S1,2. The measured clock periods after the
first edge for FF1 and FF2 are T1 and T2, respectively. The
ideal clock period is Tclk. The corresponding period jitters are
J1 = T1 − Tclk and J2 = T2 − Tclk.
A. Effect of Skitter on Setup Time Slack
Assuming the data is transferred from FF1 to FF2 within one
clock cycle, T1,2 is the time interval that affects the highest
clock frequency of the circuit. The setup time requirement
needs to be satisfied for the system to work correctly [1]. The
setup time slack slacksetup is defined as
slacksetup = T1,2 − max(D1,2) − tsetup (11)
T1,2 = (t2 − t1) + T2 = S1,2 + J2 + Tclk (12)
where max(D1,2) denotes the longest data transfer time from
FF1 to FF2. The setup time for FF2 is tsetup, specified in the
cell library. Consequently, the variation of slacksetup is affected
by the variation of T1,2, called “setup skitter” J1,2
J1,2 = S1,2 + J2 = t ′2 − t1 − Tclk. (13)
To avoid setup time violations, slacksetup ≥ 0 is required in
any operating condition.
According to (5) and (13), skitter J1,2 is the linear combi-
nation of the delay of buffer stages
J1,2 =
n3+n4∑
k=1
d ′2,k −
n1+n2∑
k=1
d1,k (14)
J 1,2 =
n3+n4∑
k=1
d ′2,k −
n1+n2∑
k=1
d1,k (15)
J1,2 =
n3+n4∑
k=1
d ′2,k −
n1+n2∑
k=1
d1,k ≈
∑
p∈ P
(
∂ J1,2
∂p
∣∣∣∣
0
p
)
(16)
where d ′2,k is the delay of the kth buffer stage along the path to
FF2 for the second clock edge. The mean skitter J1,2 is deter-
mined by the mean delay of all the buffer stages considering
the mean voltage supply noise (without process variations).
Substituting (9) into (16), the partial derivatives (∂ J1,2/∂p)|0
are obtained. Consequently, skitter J1,2 is approximated by the
first order Taylor expansion.
Assuming all the parameters are described by Gaussian
distributions, J1,2 can be also approximated by a Gaussian
distribution
J1,2 ∼ N (0, σ 2J1,2) (17)
σ 2J1,2 =
∑
p∈ P
(
∂ J1,2
∂p
∣∣∣∣
2
0
σ 2p
)
(18)
+2
∑
p,q∈ P
(
∂ J1,2
∂p
∣∣∣∣
0
∂ J1,2
∂q
∣∣∣∣
0
cov(p, q)
)
(19)
where cov(p, q) denotes the covariance between two para-
meters. Assuming D2D variations are independent from WID
variations [3], [23], σ 2p = σ 2p(D2D) + σ 2p(WID). The covariance
between two parameters is determined according to the tiers to
which these parameters are related and the spatial correlation
between these parameters
cov(p, q) =
⎧
⎪⎨
⎪⎩
0, if p, q are of different type or
belong to different tiers
cov(p, q)WID + σp(D2D)σq(D2D), otherwise
(20)
where the WID covariance cov(p, q)WID is determined by the
spatial correlation between parameters p and q within the
same tier. Statistically, the devices (wires) close to each other
have higher correlation than those far from each other. This
spatial correlation can be obtained from fabricated wafers [34]
or through a spatial correlation model [10], [23]. Due to the
lack of industrial wafer data, the extracted covariance matrix
from [10] is used in the simulations of this paper.
As shown in (19) and (20), the variance of setup skitter σ 2J1,2
highly depends on the covariance between process-induced
parameters. In 2-D ICs, the change of cov(p, q) is mainly
determined by cov(p, q)WID, since the parameters of the same
type are affected by the same D2D variations. Therefore, the
distribution of clock paths only affects σ 2J1,2 by changing the
WID covariance. In 3-D circuits, however, D2D variations
vary among tiers, and WID covariance among tiers is zero.
Consequently, the distribution of clock paths will affect the
skitter variation in a more complicated way, as discussed in
Section V.
B. Effect of Skitter on Hold Time Slack
In addition to the setup time slack, hold time slack also
significantly affects the design of ICs. The hold violation can
also cause the failure of the entire system [1]. Moreover, this
failure cannot be removed by lowering the clock frequency of
the system. As illustrated in Fig. 6(b), the hold time slack is
modeled as
slackhold = min(D1,2) − S1,2 − thold (21)
where the hold time requirement thold is also specified in the
cell library. The “hold skitter” affecting slackhold is determined
by S1,2, which is the skew between clk1 and clk2. Note that
S1,2 is affected by both process variations and power supply
noise.
To correctly latch the data in FF2, slackhold ≥ 0 is required
to avoid hold time violations in any operating condition.
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TABLE II
VARIATIONS OF DEVICES, HORIZONTAL WIRES, AND TSVs
Parameters Nominal 3σ (D2D) 3σ (WID)
Channel length [nm] 32 1.5 2.5
Threshold voltage [mV] 242 24.2 24.2
Wire width [nm] 225 22.5 11.3
Wire height [nm] 388 19.4 9.7
ILD thickness [nm] 252 18.9 9.5
TSV resistance [m] 133 39.9 39.9
TSV capacitance [fF] 52 15.6 15.6
From Fig. 6(b), S1,2 can be determined as
S1,2 = t2 − t1 =
n3+n4∑
k=1
d2,k −
n1+n2∑
k=1
d1,k
≈
n3+n4∑
k=1
d2,k −
n1+n2∑
k=1
d1,k +
∑
p∈ P
(
∂S1,2
∂p
∣∣∣∣
0
p
)
. (22)
Similarly to (17) and (19), the distribution of S1,2 can be
modeled as
S1,2 ∼ N (0, σ 2S1,2) (23)
σ 2S1,2 =
∑
p∈ P
(
∂S1,2
∂p
∣∣∣∣
2
0
σ 2p
)
+2
∑
p,q∈ P
(
∂S1,2
∂p
∣∣∣∣
0
∂S1,2
∂q
∣∣∣∣
0
cov(p, q)
)
(24)
where the partial derivatives are obtained similar to the coef-
ficients in (16). As shown through (1) to (24), both the setup
and hold time violations are simultaneously affected by the
process variations and power supply noise. This effect and the
accuracy of the proposed model are discussed in the following
section.
IV. SIMULATION RESULTS
The paths of a 3-D clock tree with clock buffers inserted
are simulated and discussed in this section. The electrical
parameters of the transistors are based on a 32-nm PTM model
[35]. The parameters of the interconnects are based on an Intel
32-nm interconnect technology [11]. The parameters of TSVs
are based on data from [32]. Both the horizontal wires and
TSVs are modeled by π segments in SPICE-based simulations.
The proposed model is implemented in MATLAB. All the
simulations are performed in a Scientific Linux server (Intel
Xeon 2.67 GHz, 24 cores, 24-GB memory).
The variations considered in the simulations are listed in
Table II. The D2D and WID Lb are extracted based on ITRS
data [36]. The wire variations and Vth are based on [23]. The
variations of TSVs are based on [7]. Note that other sources
of variations can also be described by the proposed modeling
approach. For example, the TSV stress-induced delay variation
in [8] can be included. In this case, the distribution of dB in
(1) is adapted based on the distance between the buffer and
TSVs and the given formula of stress-induced buffer delay.
Fig. 7. Skitter versus length of 3-D clock paths.
In the following sections, the setup skitter J1,2 is first
compared for clock paths with different lengths. Second, based
on various scenarios of the power supply noise (from Section
II-B), both the setup skitter J1,2 and hold skitter S1,2 are
compared for two different distributions of clock paths. The
concurrent effect of process variations and power supply noise
on the setup and hold time slacks is analyzed. The tradeoff
between skitter and power is also presented.
A. Setup Skitter Versus Length of Clock Paths
The change of setup skitter with the length of clock paths
is investigated in this section. In the simulations, the length
ranges from 0.5 to 12.5 mm within 2- and 3-tier circuits.
Buffers are inserted to produce a 10% Tclk input slew for
the next stage. To emphasize the relation between skitter and
the length of clock paths, all tiers are assumed to experience
similar supply noise (Vn = 90 mV, fn = 400 MHz, φ =
270° [11]). Each pair of paths is averagely distributed across
different tiers, as shown in Fig. 6(a). The resulting μJ1,2 and
σJ1,2 are illustrated in Fig. 7, where the suffixes “2” and “3”
denote the results for 2- and 3-tier circuits, respectively.
The data from SPICE-based Monte Carlo simulations and
the proposed model [labeled with the (m)] are both depicted in
Fig. 7. As shown in this figure, both μJ1,2 and σJ1,2 deteriorate
with the length of clock paths. This behavior can be described
by the proposed model with a reasonable accuracy. The error
of the proposed model is below 11% for μJ1,2 and 12% for
σJ1,2 , respectively. Not surprisingly, long clock paths introduce
high skitter in 3-D clock trees.
Proposition 1: Both the mean and standard deviation of
setup skitter increase with the length of clock paths.
The skitter has been simulated for no TSV variation, 5%
TSV variations (σ/μ = 5%), and 15% TSV variations,
respectively. The difference in σJ1,2 among these three cases
is around 1 ps for all the clock paths. This situation shows
that TSV variations are a second-order effect, consistent with
the results reported in [7].
B. Skitter Versus Vn in Different Tiers
3-D PDNs with different amplitudes of power supply noise
among tiers are investigated in this section. Due to the dif-
ferent switching current in power supply networks and the
vertical resistance of P/G TSVs among tiers, the devices in
different tiers can be subjected to different Vn, as shown
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Fig. 8. Skitter for Vn1 = 90 mV and different Vn2.
in Figs. 3 and 4. The tier closer to the P/G pads experiences
lower supply noise [15].
The clock paths spanning two tiers with 20 buffers [n1 +
n2 = n3 + n4 = 20, see Fig. 6(a)] are taken as an example.
The clock source is located in Tier 2. The total length of each
path is 5 mm. The initial phase φ (270°) and frequency fn
(400 MHz) are assumed to be the same for both tiers. Two
distributions of clock paths are discussed: (A) n1 = n2 = n3 =
n4 = 10 and (B) n1 = n3 = 15, n2 = n4 = 5. Distribution
(A) denotes the equally-divided 3-D clock paths. Distribution
(B) represents placing the longest segment of clock paths in
Tier 2. To depict the accuracy of the model, the simulation
results of the setup skitter J1,2 for Vn1 = 90 mV and different
Vn2 are shown in Fig. 8. As shown in this figure, μJ1,2 changes
significantly with Vn2, while σJ1,2 does not vary a lot with Vn2.
This behavior is accurately described by the proposed model.
The change of setup and hold skitter with both Vn2 and Vn1
is discussed in the following sections.
1) Setup Skitter J1,2 Versus Vn: The change of J1,2 with
(Vn2, Vn1) is illustrated in Fig. 9. As shown in Fig. 9(a) and (b),
for distribution (A), μJ1,2 increases significantly with both Vn2
and Vn1, since higher supply noise introduces greater period
jitter. The clock paths of (A) are equally distributed among
tiers. As a result, μJ1,2 is affected by Vn1 and Vn2 in the same
way. For distribution (B), however, the situation is different.
As shown in Fig. 9(c) and (d), μJ1,2 is mainly determined by
Vn2, since the longest segment of the clock paths in (B) is
placed in Tier 2.
Proposition 2: For unequally-distributed clock paths, the
mean skitter is mainly determined by the tier where the longest
part of the clock paths is placed.
As shown in Fig. 9(a) and (b), assuming Vn1 = 0.09 mV,
distribution (A) produces higher μJ1,2 than (B) for different
Vn2. This difference in μJ1,2 increases with Vn (Vn = Vn1−
Vn2), from 1 to 42% of μJA . The reason is that the majority of
buffers in (B) is located in Tier 2, which is more susceptible
to Vn2. More generally, given Vn1 > Vn2, the mean skitter of
(B) is always lower than (A).
Consequently, the distribution of clock paths in 3-D ICs
significantly affects the mean skitter due to the different Vn
among tiers. However, in 2-D circuits, this mean skitter does
not vary significantly with the distribution of clock paths due
µ
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Fig. 9. Setup skitter versus (Vn2, Vn1), where (a) and (b) are the 3-D plot
and contour for μJA in distribution (A), respectively. (c) and (d) are the 3-D
plot and contour for μJB in distribution (B), respectively. (e) and (f) are the
contours of σJA and σJB , respectively.
to the common effect of the global resonant noise at low
frequencies [28].
The standard deviation σJ1,2 of (A) and (B) is illustrated
in Fig. 9(e) and (f), respectively. Similar to μJ1,2 , σJ1,2 also
increases with Vn1 and Vn2. Nevertheless, σJ1,2 is relatively
low as compared with μJ1,2 .
2) Hold Skitter S1,2 Versus Vn: The mean value of S1,2 is
relatively low (≤ 0.5 ps), since the two clock paths have the
same number, size, and distribution of buffers. Nevertheless,
σS1,2 is nonnegligible for both distributions (A) and (B), as
illustrated in Fig. 10(a) and (b), respectively. Similar to σJ1,2 ,
σS1,2 increases with Vn1 and Vn2 but σS1,2 is lower than
1.5 ps.
Proposition 3: The standard deviation of the setup and hold
skitter increases with the amplitude of resonant supply noise.
C. Effect of φ on Skitter
The skitter under the power supply noise with different φ is
investigated in this section. As shown in Fig. 2(a), the initial
phase φ of the supply noise is similar among tiers (φ1 = φ2).
The change of J1,2 and S1,2 with φ is illustrated in Fig. 11,
where Vn1 = 0.09 V and Vn2 = 0.07 V.
1) Setup Skitter J1,2 Versus φ: As shown in Fig. 11(a)
and (b), the difference in φ results in significant change not
only in μJ1,2 , but also in σJ1,2 . For instance, the highest σJ1,2
is 41% higher than the lowest one for Distribution (A) in
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Fig. 10. Hold skitter versus (Vn2, Vn1), where (a) and (b) are the contours
for σSA and σSB , respectively.
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Fig. 11. Skitter versus different φ (φ1 = φ2), where (a) is the change
of μJ1,2 . (b) and (c) are the change of σJ1,2 and σS1,2 , respectively.
Fig. 11(b). The worst μJ1,2 occurs when φ1 and φ2 are both
around 270°, similar to the conclusion for 2-D ICs in [11].
The worst σJ1,2 , however, occurs when φ ≈ 225°. Therefore,
if the initial phase is not 270°, the skitter can be still high
due to the high σJ1,2 . The difference in σJ1,2 is low between
Fig. 12. Skitter J1,2 versus shifted φ1 and φ2, where (a) and (b) are the 3-D
plot and contour map of σJ1,2 versus (φ2, φ1) for distribution (A), respectively.(c) is the contour map of σJ1,2 for distribution (B).
distributions (A) and (B) since in either case, the distribution
of the clock paths to FF1 and FF2 is identical.
2) Hold Skitter S1,2 Versus φn: The effect of φ1 and φ2
on S1,2 is shown in Fig. 11(c). Due to the similarity between
the two clock paths, the resulting μS1,2 is relatively low. The
standard deviation, however, is significantly affected by φ. As
illustrated in Fig. 11(b) and (c), the change of σS1,2 is similar
to σJ1,2 .
Proposition 4: For the setup and hold skitter, σ changes
considerably with the phase of the power supply noise. The
highest σ and μ of skitter do not happen at the same initial
phase of the supply noise.
Considering the clock paths and waveforms shown in Fig. 6,
φ is determined by the time when the first clock edge arrives
at the input of clock paths. The worst σ can be obtained
by traversing all the possible φ. Due to the excessive time
required by Monte Carlo simulations, the proposed model
is highly efficient to determine the worst skitter and the
corresponding φ for multitier circuits, as compared with Monte
Carlo simulations.
3) Effect of Phase-Shifting of the Supply Noise on
Skitter: Several techniques, such as RC filtered buffers and
“stacked” phase-shifted buffers [12], have been proposed to
shift the φ seen by the clock paths. In 3-D clock distribution
networks, these techniques can be applied to a part of the
clock paths in a different tier to increase φ among tiers.
The change of σJ1,2 versus the shifted (φ1, φ2) for distribution
(A) is shown in Fig. 12(a) and (b). As shown in Fig. 12(b),
the dashed line depicts the σJ1,2 for φ1 = φ2, which denotes
the skitter without phase-shifting. As shown by the arrow, the
highest σJ1,2 decreases with φ = φ2 −φ1. In this case, since
φ2 and φ1 are not simultaneously equal to 270°, the worst
μJ1,2 is also decreased.
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(a)
(b)
Fig. 13. Skitter versus fn. The change of J1,2 and S1,2 is illustrated in
(a) and (b), respectively.
In Fig. 12(c), however, σJ1,2 of distribution (B) highly
depends on φ2. This behavior is due to that σJ1,2 is dominated
by the supply noise in the second tier. In this case, shifting
φ among tiers provides less than 1.5 ps decrease in σJ1,2 , as
shown by the dashed line with arrows.
Proposition 5: For equally-distributed clock paths across
3-D ICs, the worst skitter can be decreased by properly shifting
φ among tiers with phase-shifted clock distribution.
Note that the proper φ should be determined by traversing
all the combinations of φ in different tiers. The number
of combinations increases exponentially with the number of
tiers, which implies a large number of simulations. Again, the
proposed model provides a highly efficient way to determine
a valid shift in φ for multitier circuits to decrease skitter.
D. Effect of fn on Skitter
The effect of the frequency of power supply noise on
skitter is investigated in this section. This frequency is usually
considered similar among tiers [15], as shown in Figs. 3 and 4.
Different fn are investigated, herein, to demonstrate the change
of skitter with the frequency of supply noise. The amplitude Vn
and phase φ are assumed to be the same among tiers, where
Vn1 = Vn2 = 90 mV and φ1 = φ2 = 270°. The simulation
results are illustrated in Fig. 13.
Similar to the effect of Vn, fn greatly affects μJ1,2 . For
instance, μJ1,2 increases with fn up to 70% for distribution
(B). The variation of skitter, however, decreases with fn.
The resulting σJ1,2 and σS1,2 are up to 15% for both
distributions (A) and (B). This behavior is due to the decreased
voltage seen by the clock buffers during the clock propagation.
The change of μd and σd for the delay of two inverters (a
clock buffer) in series is illustrated in Fig. 14(a). Both μd
and σd decrease with Vdd. As shown in Fig. 14(b), assume
that the clock edge seeing the worst σJ arrives at the input
(a)
t0 t2 t1
fn2
fn1
fn1 < fn2
Vdd0
(b)
Fig. 14. Effect of the change of fn on delay variation, where (a) is the
mean and standard deviation of buffer delay versus Vdd and (b) is the supply
voltage to a clock path during the propagation of a clock edge.
of the clock path at t0. When fn increases from fn1 to fn2,
the propagation time of this edge decreases from t1 to t2 and
the supply voltage within this duration increases. This higher
supply voltage introduces lower σ in the buffer delay, which
causes lower σJ (1,2) and σS(1,2) according to (19) and (24).
Proposition 6: The mean setup skitter increases signifi-
cantly with the frequency of power supply noise, while both
σJ1,2 and σS1,2 decrease with this frequency.
As shown in Figs. 7–13, the proposed statistical model
for skitter exhibits reasonably high accuracy as compared
with SPICE-based simulations. For the worst-case μJ1,2 (σJ1,2)
in Figs. 7–13, the error is −11% (−12%), −7% (−10%),
−8% (−4%), and −10% (−9%), respectively. The behavior
of skitter under different scenarios of supply noise can be
correctly described by the proposed model. Since σJ1,2 varies
with power supply noise, process variations, and power supply
noise need to be simultaneously modeled to correctly describe
the clock uncertainty.
The difference in mean skitter varies up to 60% due to the
different Vn among planes. σJ1,2 can vary up to 51% due to
different φ [see Fig. 11(b) and (c)]. Decreasing the variation
as well as the mean skitter helps to improve the robustness of
3-D clock distribution networks.
E. Tradeoffs Between Skitter and Power Consumption
The power consumed by clock distribution networks con-
stitutes a significant portion of the total power consumed by
a circuit [1]. The power consumption of the clock network
under different constraints on skitter is investigated in this
section. A pair of clock paths with the length of 5 mm is
simulated. These paths are both equally distributed across two
tiers, where Vn1 = 0.09 V and Vn2 = 0.08 V. The skitter
and power are determined by Monte Carlo simulations in this
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Fig. 15. Tradeoff between power and setup skitter max(J1,2).
TABLE III
3-D ICs BASED ON IBM CLOCK NETWORK BENCHMARKS
No. of Sinks No. of Buffers Area [mm2] ts [h] tm [s] Speedup
r3 862 2128 9.8×9.6 1.8 45 142×
r4 1903 4695 12.7×12.7 1.9 53 129×
r5 3101 7496 14.5×14.3 2.4 56 154×
section. Different numbers (14 to 40) and sizes (Wn) of clock
buffers are inserted along the clock paths.
Considering the Gaussian distribution of the setup skitter
J1,2 in (17), J1,2 falls in the range [μJ1,2−3σJ1,2, μJ1,2+3σJ1,2]
with a probability of 99.7%. Within this range, max(J1,2) is
used to indicate the worst (maximum) skitter. For improved
readability, the absolute value of max(J1,2) is shown, where
max(J1,2) = |μJ1,2| + 3σJ1,2 . The total power consumption
under different constraints on max(J1,2) for the above clock
paths is illustrated in Fig. 15. The shaded area depicts the
inferior buffer solutions. Point A denotes the lowest skitter
that can be obtained. In the unshaded area, skitter decreases
as the buffer size and power increase. For the same constraint
in skitter, the clock paths with fewer buffers are more power-
efficient.
As shown within the unshaded area, the clock paths with
fewer buffers produce lower skitter. For the clock paths with
14 buffers, as the constraint becomes lower than 68 ps,
significant power overhead is shown. For example, to decrease
the max(J1,2) from 68 to 58 ps (15% improvement), the
buffers are sized up from 4 to 10 μm. The resulting power
consumption increases from 6.9 to 14.4 mW (109% increase).
In conclusion, pursuing extreme constraints on clock skitter
results in high overhead in power.
Proposition 7: Skitter decreases as the number of buffers
decreases. Skitter can also be decreased by sizing up buffers
at the expense of power consumption.
V. CASE STUDY FOR 3-D CLOCK TREES AND DISCUSSION
Based on Propositions 1 to 7, a set of guidelines is provided
to support the design of robust 3-D clock distribution net-
works. The objective of these guidelines is to decrease skitter
in 3-D ICs.
Guideline 1: Given the freedom to choose among tiers for
the clock paths in a 3-D circuit, the mean skitter can be
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Fig. 16. Synthesized 3-D clock tree with the majority of clock buffers in
the (a) first and (c) third tier. (b) Regions where the skitter is measured.
decreased by placing most of the clock path length in those
tiers that exhibit the lowest supply noise.
Guideline 2: For 3-D clock paths equally distributed among
tiers, the worst-case μJ1,2 and σJ1,2 can be decreased by
shifting φ among different tiers.
Guideline 3: By decreasing the frequency of resonant sup-
ply noise, μJ1,2 can be decreased by trading off σJ1,2
and σS1,2 .
Guideline 4: By properly sizing up the clock buffers, a
tradeoff between skitter and power consumption can be
exploited.
To illustrate the role of these guidelines, several examples
of synthesized 3-D clock trees are simulated and analyzed in
this section. The 3-D circuits are generated from IBM clock
benchmarks [37] by randomly distributing the clock sinks to
different tiers [7]. The 3-D clock trees are synthesized with a
3-D MMM+DME algorithm based on [38]. The buffers are
inserted with a constraint of 50 fF on the capacitive load. Each
clock buffer is formed by an inverter (Wn = 4.83 μm and
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TABLE IV
SKITTER IN 3-D ICs GENERATED FROM IBM CLOCK DISTRIBUTION NETWORK BENCHMARKS
Benchmark A1 A2
C1 C2 C3 C4 Impr11 Impr2 Error2 C1 C2 C3 C4 Impr1 Impr2 Error
Setup μ [ps]
r3 −52.6 −52.1 −44.0 −35.9 31% 18% −5% −53.7 −53.1 −44.8 −36.4 31% 19% −7%
r4 −66.3 −65.0 −58.6 −48.8 25% 17% −3% −69.3 −68.6 −62.1 −52.0 24% 16% −7%
r5 −64.8 −62.9 −56.8 −47.6 24% 16% 3% −67.3 −66.5 −59.9 −50.2 25% 16% −1%
Setup σ [ps]
r3 8.5 11.2 9.6 10.5 7% −9% −10% 11.5 15.2 13.9 13.1 14% 6% −6%
r4 10.7 16.6 12.0 11.3 32% 6% −8% 10.8 15.4 16.0 15.6 −2% 2% −7%
r5 8.5 12.9 11.6 12.5 2% −8% −9% 11.8 16.0 13.9 18.5 −16% −33% −8%
Hold σ [ps]
r3 8.5 11.4 10.1 10.3 10% −1% −7% 11.5 15.6 14.4 13.2 15% 9% −7%
r4 10.7 14.5 13.6 11.5 21% 16% −7% 10.8 15.1 15.6 15.6 −3% 0% −9%
r5 8.5 11.5 11.1 11.5 0% −4% −5% 11.8 15.9 15.6 17.6 −10% −13% −6%
1 Impr1 and Impr2 are the improvements of C4 over C2 and C3, respectively.
2 Error is the maximum error of the proposed model as compared with SPICE-based Monte Carlo simulations.
Wp = 2.1Wn). An example of the resulting 3-tier clock trees
for “r1” benchmark (267 sinks) is illustrated in Fig. 16(a).
The clock source, clock sinks, and TSVs are denoted by
, ×, and •, respectively. The clock networks in tiers 1, 2,
and 3 are denoted in blue, red, and green, respectively.
The skitter is measured within two different regions, as
illustrated in Fig. 16(b). For both regions A1 and A2, the skitter
is reported between the pair of the farthest sinks. The three
largest IBM benchmarks r3, r4, and r5 are simulated. SPICE
simulations are performed for the paths of interest with 2000
Monte Carlo simulations. The features of these benchmarks are
shown in Table III, where the CPU time is also listed. Note that
the simulation time is only for the selected clock paths, not
for the entire clock tree. The initial phase and the frequency of
the supply noise are assumed to be the same among the three
tiers ( fn1 = fn2 = fn3 = 400 MHz). The amplitudes Vn are
assumed to differ among tiers (Vn1 = 0.09 V, Vn2 = 0.08 V,
Vn3 = 0.065 V).
The skitter is reported in Table IV. The highest mean skitter
is obtained when φ1 = φ2 = φ3 = 270° and the highest σ is
reported for φ1 = φ2 = φ3 = 200°. Four design practices are
compared with each other.
1) Case 1 (C1), the majority of the clock tree is located in
Tier 1. The μJ1,2 is obtained by only considering power
supply noise. σJ1,2 is determined by only considering
process variations.
2) Case 2 (C2), the majority of the clock tree is also
located in Tier 1, but the power supply noise and process
variations are simultaneously modeled. The μJ1,2 and
σJ1,2 are determined by considering both variations.
3) Case 3 (C3), the majority of the clock tree is placed in
the middle tier (Tier 2).
4) Case 4 (C4), the majority of the tree is placed in Tier 3.
The modeling approach in C3 and C4 is the same as in
C2.
In C1 and C2, most of the clock buffers are placed in
Tier 1, which is adjacent to the heat sink, to constrain the
increase in the temperature of the circuit. In C3, the majority
of the clock tree is placed in the middle tier to decrease the
number of TSVs and power consumption, as suggested in [38].
In C4, based on Guideline 1, the majority of the clock tree
Fig. 17. Normalized number of TSVs and power for Cases 2–4.
is located in Tier 3 (with the lowest Vn), as illustrated in
Fig. 16(c).
As shown in Table IV, μJ1,2 in Case 1 is similar to Case 2.
Nevertheless, σJ1,2 and σS1,2 are significantly underestimated
in Case 1, for both regions A1 and A2. As compared to
Case 2, the difference in σJ1,2 and σS1,2 is up to 36%. This
difference shows the necessity of simultaneously modeling
process variations and power supply noise.
Proposition 8: Separately modeling process variations and
power supply noise significantly underestimates the variation
of skitter.
The difference between the proposed model and SPICE-
based Monte Carlo simulations is listed in the “Error” column
of Table IV. For all σJ1,2 and σS1,2 , the error of the proposed
model is below 10% as compared to Monte Carlo simulations.
The error in μ is below 7% for J1,2. Considering the greater
than 129× speedup in CPU time as reported in Table III, the
proposed model provides an efficient way to accurately model
skitter.
In Case 2, the majority of the CDN is placed in the tier
adjacent to the heat sink. In Case 3, the majority of the
CDN is placed in the middle tier to reduce the number of
TSVs and power consumption [38]. The number of TSVs and
the power consumption of the entire tree for Cases 2 to 4
are illustrated in Fig. 17. The results are normalized over
Case 4. As proposed in [38], Case 3 produces the fewest TSVs
[see “#TSV(C2/C4)” and “#TSV(C3/C4)”]. The total power
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is similar among the three cases due to the similar number
of clock buffers, as shown by “Power (C2/C4)” and “Power
(C3/C4).” The distribution of this power, however, differs due
to the different distribution of buffers among tiers.
Case 4 mitigates the mean skitter trading off the number
of TSVs and the power distribution. As illustrated in Figs. 3
and 4, the tier next to the package has the lowest Vn.
Consequently, μJ1,2 of Case 4 is significantly improved over
Cases 2 and 3, as shown by the first three rows of Impr1 and
Impr2, respectively. This improvement ranges from 16% up to
31%. This comparison shows the efficiency of Guideline 1 in
decreasing mean skitter. For several paths, however, σJ1,2 and
σS1,2 in Case 4 increase over Cases 2 and 3. This situation
is due to the change of the topology of the clock trees. For
instance, for the pair of paths in A2 and circuit r5, the number
of buffers after the merging point of these paths increases as
compared to Case 2. These buffers are located in different
tiers. Consequently, σJ1,2 and σS1,2 both increase.
VI. CONCLUSION
The combined effect of process variations and dynamic
power supply noise on clock skew and jitter in 3-D clock trees
was investigated for the first time. The combination of skew
and jitter was described by clock skitter. A statistical model
was proposed to obtain the distribution of skitter in 3-D clock
trees. The skitter affecting both the setup and hold time slacks
was modeled. Various sources of process variations within
each tier and different resonant power supply noise among
tiers can be described by this model. The proposed model
was verified through SPICE-based Monte Carlo simulations.
For the worst-case skitter, the error of the model is below
11% and 12% for the mean and standard deviation of skitter,
respectively.
In addition to the analytic model, practical design issues
were also addressed. The resonant power supply noise in 3-D
ICs was shown to vary among tiers due to different electrical
characteristics of PDNs. The skitter in 3-D clock trees varies
significantly according to different scenarios of power supply
noise and different distributions of clock paths. A set of
guidelines were presented to mitigate skitter under different
cases of power supply noise. A decrease in the mean skitter
up to 31% was obtained in a case study by applying these
guidelines.
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